In crystals, the duplication of atoms often follows different periodicity along different directions. It thus gives rise to the so called anisotropy, which is usually even more pronounced in two dimensional (2D) materials due to the absence of z dimension. Indeed, in the emerging 2D materials, electrical anisotropy has been one of the focuses in recent experimental efforts.[1-8] However, key understandings of the in-plane anisotropic resistance in low-symmetry 2D materials, as well as demonstrations of model devices taking advantage of it, have proven difficult. Here, we show that, in few-layered semiconducting GaTe, electrical conductivity along x and y directions of the 2D crystal can be gate tuned from a ratio of less than one order to as large as 10
In crystals, the duplication of atoms often follows different periodicity along different directions. It thus gives rise to the so called anisotropy, which is usually even more pronounced in two dimensional (2D) materials due to the absence of z dimension. Indeed, in the emerging 2D materials, electrical anisotropy has been one of the focuses in recent experimental efforts. [1] [2] [3] [4] [5] [6] [7] [8] However, key understandings of the in-plane anisotropic resistance in low-symmetry 2D materials, as well as demonstrations of model devices taking advantage of it, have proven difficult. Here, we show that, in few-layered semiconducting GaTe, electrical conductivity along x and y directions of the 2D crystal can be gate tuned from a ratio of less than one order to as large as 10 3 . This effect is further demonstrated to yield an anisotropic memory resistor behaviour in ultra-thin GaTe, when equipped with an architecture of van der Waals floating gate. Our findings of gate tunable giant anisotropic resistance (GAR) effect pave the way for potential applications in nano-electronics such as multifunctional directional memories in the 2D limit.
It is known that when electrically measuring a bulk material, the resulted conductivity may manifest strong directional dependencies. [9, 10] Discrepancy of conductivity along different in-plane directions in layered bulk crystals can sometimes be as large as a few hundreds, which however often requires a certain conditions such as the presence of large external magnetic field. [11] Recently, low-symmetry two dimensional (2D) materials have attracted significant attentions because of the potential applications of in-plane anisotropic nanoelectronics. [1] [2] [3] [4] [5] [6] [7] [8] For example, ultra-thin black phosphorous flake showed an in-plane anisotropic conductance reaching a ratio σ a /σ b of about 1.5, which in principle can be a direction-sensitive sensor. [1] ReS 2 was reported to be another candidate for anisotropic 2D field effect transistor, which exhibited a σ a of almost ten times the value of σ b . [6] Recent studies on GeP and GeAs 2 flakes also showed anisotropic behavior with anisotropic factors of 1.5 ∼ 2 for their conductance. [7, 8] To date, in-plane anisotropic factors Γ a of electrical conductance in 2D materials are yet limited within one order of magnitude under ambient condition. It thus hinders future applications owing to a weak effective conductance difference between directions, and a larger anisotropic factor is highly desired. In this letter, we show an observation of giant anisotropic resistance (GAR) behaviour in few-layered p-type semiconducting GaTe. Among devices measured, electrical conductivity along x and y (x and y are defined in Fig.1 ) directions of ultra-thin GaTe reaches an order of 10 3 at gate voltages close to the valence band maximum (VBM), which can be further gate tuned down to less than 10, upon hole doping. We show detailed analysis and physical understandings on the GAR effect. Based on this, floating gate anisotropic memristors with directional multi-level outputs are demonstrated. Moreover, when measuring along fixed direction, the few-layered GaTe memristor exhibits The electrical maximum anisotropic ratio Iy/Ix extracted from different samples (denoted as S1, S2, S9, and S11) as a function of gate voltage.
RESULTS
Characterizations of ultra-thin GaTe. Bulk GaTe single crystals were prepared via flux method and were confirmed via x-ray diffraction (see Fig.S1 ). We mechanically exfoliated the bulk and deposited ultra-thin GaTe flakes onto 285 nm silicon oxide grown on heavily doped silicon wafers for optical and electrical characterizations. It is known that GaTe has a layered structure with lattice symmetry of group C 2h (Fig. 1a) , similar to that of 1T -MoTe 2 . The unit cell for a single layer GaTe is indicated in Fig. 1b . Atomic Force Microscope (AFM) scan of a typical GaTe flake (14 nm in thickness) is shown in Fig. 1c-d . First, we characterized electrical transport of those flakes in air (Fig. S2-S6 ). However, without protection from air, source-drain current I ds of devices made by GaTe flakes are rather low, with maximum current of a few nano Amperes, in agreement with other reported results. [12] It is found that, without thermal annealing, few-layered GaTe devices are barely conducting, as shown in Fig. S2 . In the following, we will focus on the devices made by ultra-thin GaTe flakes encapsulated by hexagonal boron nitride (h-BN) in glove box, in order to diminish damages from air (Fig. S7) .
Polarized Raman can be used to determine crystal orientation in 2D flakes, [7, 13] and also delivers information of phonon modes that are related to the lattice symmetry. Figure S8 shows Raman spectra of a typical GaTe flake, with the angle dependent intensity at Raman shift of 271.1 cm −1 plotted in a polar figure overlaid on the optical image shown in the inset. A two-fold symmetry of the polar figure can be seen, with one of the polarized axis parallel to the exfoliated straight edge of the GaTe itself. Such a Raman-active mode is a A g mode in C 2h point group. From Raman tensor analysis, the direction of maximal Raman intensity of such A g mode corresponds to the lattice direction with short lattice constant, defined as y axis in Fig. 1a . Raman mode at 164.6 cm −1 is another good reference for determining the crystalline direction (see Fig. S9 ) [13] . Such a mode has a fourfold symmetry (B g mode) and therefore four-lope angular dependence, with each lope 45 degrees away from the polarization axis of the mode at 271.1 cm −1 . By comparing Raman anisotropy with the anisotropy of electrical conductivity (shown in the next section), it is known that y axis of GaTe layer corresponds to a maximum conductivity ( Fig. S8-S9 ). By this means, one can pattern electrodes for electrical measurements just with the zero angle defined along with such straight edges (y direction).
As shown in Fig. 1e , nine pairs of electrodes (20 o angle between each two electrodes) were deposited onto the h-BN/GaTe/h-BN stack sample S1 (see Methods), which is further patterned into a circular shape in Fig. 1f . As a result, the source drain current I ds along each pair of electrodes at gate voltage V g = −80 V follows an ellipsoidal dependence of the testing angle, shown in Fig. 1g . It is rather straight forward that the maximum I ds flows in 0 o , which is parallel to one of the straight edges, i.e., the y axis, as marked in Fig. 1f . Such two-fold ellipsoidal oscillation of in-plane anisotropic conductivity is also seen in a number of 2D materials. [1, 2, [6] [7] [8] 14] To unveil the origin of the anisotropy of in-plane electrical conductivity found in ultra-thin GaTe, we performed first-principles electronic structure calculations and non-equilibrium Green's functional quantum transport with a simplified model on GaTe monolayer. Electronic band structure along high-symmetry line is shown in Fig. 1h , with the first Brillouin zone and highsymmetry points defined in Fig. 1i . A direct band gap of 1.5 eV locates at the X point, in agreement with photo luminescence measurement in Fig. S10 . Thanks to the direct band gap, outstanding photo responses have been reported in GaTe devices. [15, 16] What's very interesting is the strongly anisotropic band dispersion obviously seen along two perpendicular directions (Γ-X and X-K). At the VBM, band dispersion along Γ-X is much bigger than along X-K, which gives rise to strong anisotropic effective mass m * at VBM, as shown in Fig. S11 in the Suppl. Info. m * along X-K direction is about 10 times larger than that along Γ-X, which seems to lead to a better transport property along x axis than y axis. However, deformation potential E 1 (shown in Fig. S12 ) due to electron-phonon scattering shows an opposite trend to m * in both x and y axis, and dominates over the anisotropy of effective mass to give rise to the anisotropy of electrical conductivity σ according to the deformation potential theory (Method part), σ y is about 5 times as big as σ x at low doping. When plotting experimental data in the renormalized conductivity polar figure in Fig. 1j , a two-fold symmetry of conductance can be clearly seen.
Gate-tunable giant anisotropic resistance in ultra-thin GaTe. The above mentioned two-fold inplane symmetry of resistivity can be reproduced in multiple GaTe devices (Fig. S13-S14) , and we performed a systematic study on the sample S2. As shown in Figure  2a , with the same GaTe flake (optical image of the device is shown in the inset of Fig. 2a) , field effect curves, measured at source drain voltage V ds = 2V along x and y directions, exhibit strong anisotropy, indicated by red and blue colours, respectively. I ds measured along the 12 directions with a fixed V ds = 5 V are plotted at V g = −60 V, while an ellipsoidal oscillation at all angles with 2π periodicity can be seen, shown in Fig. 2b . When the gate voltages were swept from -60 V to -30 V, the maximumto-minimum I ds ratio of the ellipsoidal oscillation at each gate voltage varies largely. Note that similar gate tunable anisotropic resistance beahviour is also seen in bare GaTe device without BN encapsulation (Fig. S15-S16 ).
Taking y (0 o ) and x (90 o ) directions for examples, closer look of IV output curves in the range of ±5 V are shown in Fig. 2c-d . It is seen that at high bias, I ds for direction-y is varying within 10 −7 and 10 −5 A, while I ds for direction-x is varying within 10 −11 and 10 −6 A. We define the electrical maximum anisotropic ratio Γ a as I y /I x for each fixed gate voltage. Strikingly, as extracted from Fig. 2b , Γ a as a function of gate voltage shows a gate-tunability from less than one order to as large as 10
3 . This gate-tunable GAR effect was not found in previous studies. We fabricated various samples in similar configuration of h-BN encapsulated ultra-thin GaTe devices (Fig. S17-S19) , with their Γ a plotted together in . In general, anisotropic ratio in those devices can be gate tuned from a few times, to several hundreds or even thousands folds, which is much higher than other 2D systems reported. [1, 2, 4, 6, 17] Since Γ a in ultra-thin GaTe is rather weak at relatively higher hole doping (say, in the V g = −60 V limit), and becomes significantly enhanced close to the VBM in the vicinity of V g = −30 V, it more or less shows a better electron collimation at higher Γ a values, i.e., electrons tend to flow preferably along a certain direction at those conditions. Considering the deformation potential theory only applied to the band edge (VBM or CBM) and its inability to take care the gate-tunability on electrical transport, [18, 19] we calculate IV curve and its gating dependence by combining density functional theory (DFT) calculation with the non-equilibrium Green's function (NEGF) method [20] (See method part), and show calculated field effect IV data at V ds =0.5 V along two perpendicular crystalline directions in Fig.S20 . To avoid possible contact Schottky barrier, we use p-type heavily doped GaTe as source and drain. IV curves along both x and y directions show a similar behavior to the experimental ones as given in Fig.2a . I y,ds at V ds = 0.5 V increases from 1.39 µA at V g = -9.1 V to 12.52 µA at V g = -82 V. More strikingly is the gate dependence of I x,ds which changes by two orders of magnitude, from 4.63 ×10 −3 µA at V g =-9.1 V to 0.19 µA at V g =-82 V. The calculated I y /I x ratio, given in filled red squares in Fig. 2e , decreases with increasing gate voltage, from ≈300 at -9.1 V to ≈60 at -82 V, agreeing qualitatively with the experimental ratio but in a milder way than the experimental data. The discrepancy can be ascribed to that extrinsic effect in experiment such as nonlinear contact resistivity is not taken into account in the simulated device. Nevertheless, the gate-tunable GAR can still be intrinsically analysed from the calculated transmission coefficient, as shown in Fig.S21 . At low gate voltage (-9.1 V), there is almost no x -direction transmission channels in the scattering region between source energy level E L and drain energy E R , while a sizable y -direction transmission is observed, giving rise to a large anisotropic ratio Γ a at low gate voltages. In contrast, at high gate voltage (-82 V), non-zero transmission coefficient in channel material appears with comparable total transmission in both x and y directions, greatly suppressing GAR in GaTe.
Anisotropic memristor based on GaTe floating gate memory. It is of great importance to demonstrate conceptual devices taking advantage of the GAR effect in ultra-thin GaTe. In the following, we will discuss a prototype anisotropic memory based on ultra-thin GaTe. Using the vdW assembly method (see Methods), a few-layered graphene was equipped in addition to the h-BN/GaTe/h-BN sandwich, forming an architecture of floating gate memory (FGM). Optical image and art view of such typical devices are shown in Fig. 3a-b .
Interestingly, when sweeping within the same gate window, the hysteresis memory curves along y and x directions vary largely, with a clear discrepancy of memory window size, shown in Fig. 3c-d . This result is more pronounced in a log-scale when plotted together in Fig.  3e . One can see that after an operation of programming (sweep the V g from 0 V to -20 V, and back to 0 V), the device stays in an 'Off' state in both directions. While an erase operation (sweep the V g from 0 V to 20 V, and back to 0V), the device stays in two different 'On' states in y and x directions, as indicated by coloured circles in Fig. 3e , and their corresponding retention in Fig. 3f . It thus makes the device an anisotropic memristor, i.e., one single operation of programming-erasing will generate two sets of data in the two directions, making the device conceptually compatible with direction-sensitive data storage.
DISCUSSION
To verify the performance of ultra-thin GaTe with graphite floating gate memristor along fixed direction, we recorded polarization gate voltages for different ranges from ± 20 V to ± 80 V in direction-y , shown in Fig. 4a (see also Fig. S22-S23 ). It can be seen that the GaTe memristor shows rather stable erased state in all gate ranges. Once fed with the stimulation of pulsed V g of ± 40 V, the device can be readily erased and programmed as illustrated in Fig. 4b .
In the following, we compare the GaTe FGM with the state-of-the-art memristors fabricated from other 2D materials. [21] [22] [23] [24] [25] [26] [27] [28] [29] [30] [31] Given that retention of the erased and/or programmed states is one of the most important parameter of such FGM, we recorded along direction-y the on state (by a positive gate pulse), and the off state (by a negative gate pulse), respectively. Among GaTe FGM devices tested, the best performance (measured from sample-S4 as shown in Fig. 4c ) exhibits an on/off ratio exceeding 10 7 and the attenuation of the on/off ratio is less than 5 % in a retention time of 10 5 s (detailed memory characterizations of sample S4 are shown in Fig.  S24 ). By summarizing the state-of-the-art performance of FGM based on 2D materials, it is found that, our h-BN/GaTe/h-BN with graphite floating gate memory shows up to now the record on/off ratio and retention time, as shown in Fig. 4d .
In conclusion, we have discovered that ultra-thin GaTe encapsulated by h-BN devices show a two-fold symmetry electrical conductance oscillations along different in-plane directions, with their maximum anisotropic ratio I y /I x gate tunable in the range from less than 10 to a few thousands. This giant anisotropic resistance (GAR) arises from the in-plane anisotropic transmission coefficients, and the anisotropic ratio can be changed by several orders of magnitude mainly due to the sensitivity of x -direction conduction channel to gating. Based on this GAR effect, we devised an anisotropic GaTe memory with a vdW assembled graphite floating gate. The prototype memory devices show unprecedented direction-sensitive multiple-level output memristor behaviour when measured from different directions. Moreover, fixed direction measurements suggest that the GaTe FGMs show record performances in terms of both on/off ratio and retention time among the state-of-theart FGM based on 2D materials. Using this unit cell of GaTe anisotropic field effect transistor as a building block, it can be further expanded into many possible applications such as neuronal computation with GaTe FGM neural network arrays.
METHODS
Single crystal GaTe was prepared via the self-flux method. Raw bulk material with stoichiometric ratio of Ga (purity 99.999%): Te (purity 99.9%)=48.67:51.33 were mixed and kept at 880 o C for 5 h. The mixture was then cooled at the rate of 1.5
o C h −1 , followed by a natural cooling process. The h-BN (crystals from HQ Graphene) encapsulated GaTe devices are fabricated using the dry-transfer methods (Fig. S25) . [32] The electronic band structure in this work is calculated by using the first-principles density functional theory as implemented in the VASP code [33] . Projector augmented wave (PAW) pseudopotentials [34] and the Perdew-Burke-Ernzerhof (PBE) [35] functional are respectively used to describe electron-ion interaction and electronic exchange-correlation interaction. We adopt 500 eV as the electronic kinetic energy cutoff for the plane-wave basis and 10 −6 eV as the criterion for reaching self-consistency. The Brillouin zone (BZ) of the primitive unit cell (12 atoms per cell) is sampled by 20×20×1 k-points [36] . Rectangle supercell (24 atoms per cell) is used to calculate anisotropic electrical conductivity and the BZ is sampled by 2×6×1 k-points.
The electrical conductivity σ is evaluated based on σ = neµ, in which carrier mobility µ is calculated based upon the deformation potential theory with formula [18, 19] 
where is the reduced Planck constant, C 2D is the elastic modulus derived from (E − E 0 )/A 0 = Cε 2 /2 (E, E 0 , A 0 , C, and ε denote, respectively, the total energy, the total energy at equilibrium, the area of the 2D unit cell at equilibrium, elastic constant, and the lattice strain), k B is the Boltzmann constant, T is temperature, m * is the effective mass in the transport direction, m d is the averaged effective mass defined by m d = m * x m * y and E 1 is the deformation potential constant of the valenceband maximum (VBM) along the transport direction. E 1 defined by E 1 = ∆V /ε with ∆V as the energy change of the VBM under small strain ε.
I − V curve of the GaTe transistor is simulated using the DFT coupled with the non-equilibrium Green's func-tion (NEGF) method [20] , as implemented in the ATK package [37] . The structure of GaTe transistor is shown in Fig. S20 (a) . We employ the Dirichlet boundary condition to ensure the charge neutrality in the source and the drain region. The temperature is set to 300 K. The density mesh cutoff is set to 80 Hartrees. The MonkhorstPack k-point meshes for device along the x and y direction are sampled with 40 × 6 × 1 and 114 × 6 × 1, respectively. Electron-ion interaction is treated by SG15 Optimized Norm-Conserving Vanderbilt (ONCV) pseudopotentials [38, 39] . The transmission coefficient at energy E averaged over 31 k-points perpendicular to the transport direction. The generalized gradient approximation (GGA) is adopted for the electronic exchangecorrection functional. The length of scattering region is 9.530 nm and 9.676 nm for transistor along x and y direction, respectively, both of which are sufficiently large to avoid interaction between source and drain. 
